L6590A

FULLY INTEGRATED POWER SUPPLY

- WIDE-RANGE MAINS OPERATION
- "ON-CHIP" 700V $V_{(BR)DSS}$ POWER MOS
- 65 kHz INTERNAL OSCILLATOR
- STANDBY MODE FOR HIGH EFFICIENCY AT LIGHT LOAD
- OVERCURRENT AND LATCHED OVERVOLTAGE PROTECTION
- NON DISSIPATIVE BUILT-IN START-UP CIRCUIT
- THERMAL SHUTDOWN WITH HYSTERESIS
- BROWNOUT PROTECTION



MINIDIP
ORDERING NUMBER: L6590AN

MAIN APPLICATIONS

- WALL PLUG POWER SUPPLIES UP TO 15W
- AC-DC ADAPTERS
- AUXILIARY POWER SUPPLIES FOR:
  - CRT AND LCD MONITOR (BLUE ANGEL)
  - DESKTOP PC/SERVER
  - FAX, TV, LASER PRINTER
  - HOME APPLIANCES/LIGHTING
- LINE CARD, DC-DC CONVERTERS

DESCRIPTION

The L6590A is a monolithic switching regulator designed in BCD OFF-LINE technology, able to operate with wide range input voltage and to deliver up to 15W output power. The internal power switch is a lateral power MOSFET with a typical $R_{DS(on)}$ of 13Ω and a $V_{(BR)DSS}$ of 700V minimum.

TYPICAL APPLICATION CIRCUIT



Obsolete Product(s) - Obsolete Product(s)

DESCRIPTION (continued)

The MOSFET is source-grounded, thus it is possible to build flyback, boost and forward converters.

The device is meant to work with secondary feedback for tight tolerance of the regulated output voltage.

The internal fixed oscillator frequency and the integrated non dissipative start-up generator minimize the external component count and power consumption.

The device is equipped with a standby function that automatically reduces the oscillator frequency from 65 to 22 kHz under light load conditions to enhance efficiency (P_{in} < 1W @ P_{out} = 0.5W with wide range mains).

Internal protections like cycle-by-cycle current limiting, latched output overvoltage protection, mains undervoltage protection and thermal shutdown generate a 'robust' design solution.

The IC uses a special leadframe with the ground pins (6, 7 and 8) internally connected in order for heat to be easily removed from the silicon die. An heatsink can then be realized by simply making provision of few cm^2 of copper on the PCB. Furthermore, the pin close to the high-voltage one is not connected to ease compliance with safety distances on the PCB.

BLOCK DIAGRAM



PIN CONNECTIONS (Top view)



Obsolete Product(s)

PIN FUNCTIONS

N°	Pin	Description
1	DRAIN	Drain connection of the internal power MOSFET. The internal high voltage start-up generator sinks current from this pin.
2	N.C.	Not internally connected. Provision for clearance on the PCB.
3	Vcc	Supply pin of the IC. An electrolytic capacitor is connected between this pin and ground. The internal start-up generator charges the capacitor until the voltage reaches the start-up threshold. The PWM is stopped if the voltage at the pin exceeds a certain value.
4	COMP	PWM Control Input. The voltage on this pin (V_{COMP}) controls the PWM modulator: the higher V_{COMP}, the higher the duty cycle. The pin will be driven by a current sink (usually the transistor of an optocoupler) able to modulate V_{COMP} by modulating the current.
5	BOK	Brownout Protection. If the voltage applied to this pin is lower than 2.5V the PWM is disabled. This pin is typically used for sensing the input voltage of the converter through a resistor divider. If not used, the pin can be either left floating or connected to Vcc through a 15 kΩ resistor.
6 to 8	GND	Connection of both the source of the internal MOSFET and the return of the bias current of the IC. Pins connected to the metal frame to facilitate heat dissipation.

THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{thj\text{-}amb}$	Thermal Resistance Junction-ambient (*)	35 to 60	°C/W
$R_{thj\text{-}pins}$	Thermal Resistance Junction-pins	15	°C/W

(*) Value depending on PCB copper area and thickness.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{ds}	Drain Source Voltage	-0.3 to 700	V
I_d	Drain Current	0.7	A
V_{cc}	IC Supply Voltage	18	V
I_{clamp}	V_{cc} Zener Current	20	mA
	PWM Control Input Sink Current	3	mA
	BOK pin Sink Current	1	mA
P_{tot}	Power Dissipation at T_{amb} < 50°C 3 cm^2, 2 oz copper dissipating area on PCB	1.5	W
T_j	Operating Junction Temperature	-40 to 150	°C
T_{stg}	Storage Temperature	-40 to 150	°C

Obsolete Product(s) - Obsolete Product(s)

ELECTRICAL CHARACTERISTCS (T_j = -25 to 125°C, V_{cc} = 10V; unless otherwise specified))

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
POWER SECTION						
$V_{(BR)DSS}$	Drain Source Voltage	I_d < 200 µA; T_j = 25 °C	700			V
I_{dss}	Off state drain current	V_{ds} = 560V; T_j = 125 °C			200	µA
$R_{DS(on)}$	Drain-to-Source on resistance $R_{DS(on)}$ vs. T_j: see fig. 17	I_d = 120mA; T_j = 25 °C		13	16	Ω
		I_d = 120mA; T_j = 125 °C		23	28	
PWM CONTROL INPUT						
V_{COMPH}	Vout High	I_{source} = -0.5mA	3.8	4.5		V
I_{COMP}	Source Current	1.5V < V_{COMP} < 3.5V	-0.5	-1	-2.5	mA
R_{COMP}	Dynamic Resistance	1.5V < V_{COMP} < 3.5V		9		kΩ
OSCILLATOR SECTION						
F_{osc}	Oscillator Frequency	T_j = 25 °C	58	65	72	kHz
			52	65	74	
D_{min}	Min. Duty Cycle	V_{COMP} = 1V			0	%
D_{max}	Max. Duty Cycle	V_{COMP} = 4V	67	70	73	%
DEVICE OPERATION SECTION						
I_{op}	Operating Supply Current	fsw = Fosc		4.5	7	mA
I_Q	Quiescent Current	MOS disabled		3.5	6	mA
I_{charge}	V_{CC} charge Current	V_{cc} = 0V to V_{ccon} - 0.5V; V_{ds} = 100 to 400V; T_j = 25°C	-3	-4.5	-7	mA
		V_{cc} = 0V to V_{ccon} - 0.5V; V_{ds} = 100 to 400V	-2.5	-4.5	-7.5	mA
$V_{CCclamp}$	V_{CC} Clamp Voltage	I_{clamp} = 10mA (*)	15.5	16.5	17.5	V
V_{ccon}	Start Threshold voltage	(*)	13.5	14.5	15.5	V
V_{ccoff}	Min operating voltage after Turn on	(*)	6	6.6	7.2	V
V_{dsmin}	Drain start voltage				40	V
CIRCUIT PROTECTIONS						
I_{pklim}	Pulse-by-pulse Current Limit	di/dt = 120 mA/ µs	550	625	700	mA
V_{ccOVP}	Overvoltage Protection	I_{cc} = 10 mA (*)	15	16	17	V
LEB	Masking Time	After MOSFET turn-on (**)		120		ns
STANDBY SECTION						
F_{SB}	Oscillator Frequency		19	22	25	kHz

Obsolete Product(s)

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I_{pksb}	Peak switch current for Standby Operation	Transition from F_{osc} to F_{SB}		80		mA
I_{pkno}	Peak switch current for Normal Operation	Transition from F_{SB} to F_{osc}		190		mA
BROWNOUT PROTECTION						
V_{th}	Threshold Voltage	Voltage either rising or falling	2.325	2.5	2.675	V
I_{Hys}	Current Hysteresis	V_{pin} = 3V	-30	-50	-70	µA
V_{CL}	Clamp Voltage	I_{pin} = 0.5 mA	5.6	6.4	7.2	V
THERMAL SHUTDOWN (***)						
	Threshold		150	165		°C
	Hysteresis			40		°C

(*) Parameters tracking one the other
(**) Parameter guaranteed by design, not tested in production
(***) Parameters guaranteed by design, functionality tested in production

Obsolete Product(s) - Obsolete Product(s)

Figure 1. Start-up & UVLO Thresholds



Figure 2. Start-up Current Generator



Figure 3. Start-up Current Generator



Figure 4. IC Consumption Before Start-up



Figure 5. IC Quiescent Current



Figure 6. IC Operating Current



Figure 7. IC Operating Current



Figure 8. Switching Frequency vs. Temperature



Figure 9. Vcc clamp vs. Temperature



Figure 10. OVP Threshold vs. Temperature



Figure 11. OCP Threshold vs. Current Slope



Figure 12. OCP threshold vs. Temperature



Figure 13. COMP pin Characteristic



Figure 14. COMP pin Dynamic Resistance vs. Temperature



Figure 15. Breakdown Voltage vs. Temperature



Figure 16. Drain Leakage vs. Drain Voltage



Figure 17. Rds(ON) vs. Temperature



Figure 18. Rds(ON) vs. Idrain



Figure 19. Coss vs. Drain Voltage



Figure 20. Standby Function Thresholds



Figure 21. Test Board electrical schematic



T1 specification

Core E20/10/6, ferrite 3C85 or N67 or equivalent
≈0.6 mm gap for a primary inductance of 1.4 mH
$L_{leakage}$ <30 µH
Primary : 128 T, 2 series windings 64T each, AWG32 (∅ 0.22 mm)
Sec : 6 T, 4xAWG32
Aux : 14 T, AWG32

Figure 22. Test Board evaluation data



Figure 23. Test Board EMI characterization



Obsolet

Figure 24. Test Board main waveforms



Figure 25. Test Board load transient response



APPLICATION INFORMATION

In the following sections the functional blocks as well as the most important internal functions of the device will be described.

Start-up circuit

When power is first applied to the circuit and the voltage on the bulk capacitor is sufficiently high, an internal high-voltage current generator is sufficiently biased to start operating and drawing about 4.5 mA through the primary winding of the transformer and the drain pin. Most of this current charges the bypass capacitor connected between pin Vcc (3) and ground and makes its voltage rise linearly.

As the Vcc voltage reaches the start-up threshold (14.5V typ.) the chip, after resetting all its internal logic, starts operating, the internal power MOSFET is enabled to switch and the internal high-voltage generator is disconnected. The IC is powered by the energy stored in the Vcc capacitor until the self-supply circuit (typically an auxiliary winding of the transformer) develops a voltage high enough to sustain the operation.

As the IC is running, the supply voltage, typically generated by a self-supply winding, can range between 16 V (Overvoltage protection limit, see the relevant section) and 7 V, threshold of the Undervoltage Lockout. Below this value the device is switched off (and the internal start-up generator is activated). The two thresholds are in tracking.

The voltage on the Vcc pin is limited at safe values by a clamp circuit. Its 17V threshold tracks the Overvoltage protection threshold.

Figure 26. Start-up circuit internal schematic



Obsolete Product(s)

Power MOSFET and Gate Driver

The power switch is implemented with a lateral N-channel MOSFET having a $V_{(BR)DSS}$ of 700V min. and a typical RDS(on) of 13Ω. It has a SenseFET structure to allow a virtually lossless current sensing (used only for protection).

During operation in Discontinuous Conduction Mode at low mains the drain voltage is likely to go below ground. Any risk of injecting the substrate of the IC is prevented by an internal structure surrounding the switch.

The gate driver of the power MOSFET is designed to supply a controlled gate current during both turn-on and turn-off in order to minimize common mode EMI.

Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power MOSFET cannot be turned on accidentally.

Figure 27. PWM Control internal schematic



Oscillator and PWM Control

PWM regulation is accomplished by implementing voltage mode control. As shown in fig. 27, this block includes an oscillator, a PWM comparator, a PWM latch and a PWM control input.

The oscillator operates at a frequency internally fixed at 65 kHz with a precision of ± 10%. This value has been selected so that the second harmonic falls below 150 kHz, beyond which some international standards envisage more severe limits. The maximum duty cycle is limited at 70% typ.

The PWM latch (reset dominant) is set by the clock pulses of the oscillator and is reset by either the PWM comparator or the Overcurrent comparator. The inverting input of the PWM comparator is externally available (pin 4, COMP) in order for an optocoupler-based circuit to close the control loop that regulates the converter's output voltage.

In case of overcurrent the voltage at pin COMP saturates high and the conduction of the power MOSFET is stopped by the OCP comparator instead of the PWM comparator.

Under zero load conditions the COMP pin is close to its low saturation and the gate drive delivers as short pulses as it can, limited by internal delays. They are however too long to maintain the long-term energy balance, thus from time to time some cycles need being skipped and the operation becomes asynchronous. This is automatically done by the control loop.

Standby Function

The standby function, optimized for flyback topology, automatically detects a light load condition for the converter and decreases the oscillator frequency. The normal oscillation frequency is automatically resumed when the output load builds up and exceeds a defined threshold.

This function allows to minimize power losses related to switching frequency, which represent the majority of losses in a lightly loaded flyback, without giving up the advantages of a higher switching frequency at heavy load.

The Standby function is realized by monitoring the peak current in the power switch. If the load is low that it does not reach a threshold (80 mA typ.), the oscillator frequency will be set at 22 kHz typ.

When the load demands more power and the peak primary current exceeds a second threshold (190 mA typ.) the oscillator frequency is reset at 65 kHz. This 110 mA hysteresis prevents undesired frequency change when power is such that the peak current is close to either threshold.

The signal coming from the sense circuit is digitally filtered to avoid false triggering of this function as a result of large load changes or noise.

Obsolete Product(s) - Obsolete Product(s)

Figure 28. Standby Function timing diagram



Brownout Protection

Brownout Protection is basically a not-latched device shutdown functionality. It will typically be used to detect a mains undervoltage (brownout). This condition may cause overheating of the primary power section due to an excess of RMS current.

Figure 29. Brownout Function internal schematic and timing diagram



Another problem is the spurious restarts that are likely to occur during converter power down if the input voltage decays slowly (e.g. with a large input bulk capacitor) and that cause the output voltage not to decay to zero monothonically.

Converter shutdown can be accomplished with the L6590A by means of an internal comparator that can be used to sense the voltage across the input bulk capacitor. This comparator is internally referenced to 2.5V and disables the PWM if the voltage applied at its non-inverting input, externally available, is below the reference. PWM operation is re-enabled as the voltage at the pin is more than 2.5V.

The brownout comparator is provided with current hysteresis instead of a more usual voltage hysteresis: an internal 50 µA current generator is ON as long as the voltage applied at the non-inverting input exceeds 2.5V and is OFF if the voltage is below 2.5V. This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider, which is not possible with voltage hysteresis.

Overvoltage Protection

The IC incorporates an Overvoltage Protection (OVP) that can be particularly useful to protect the converter and the load against voltage feedback loop failures. This kind of failure causes the output voltage to rise with no control and easily leads to the destruction of the load and of the converter itself if not properly handled.

If such an event occurs, the voltage generated by the auxiliary winding that supplies the IC will fly up tracking the output voltage. This will activate an internal clamp circuit and, as the current sunk by this clamp exceeds about 10 mA, the operation of the IC will be stopped. This condition is latched and maintained until the Vcc voltage falls below the UVLO threshold. The converter will then operate intermittently.

Figure 30. OVP internal schematic



Obsolete Product(s)

Overcurrent Protection

The device uses pulse-by-pulse current limiting for Overcurrent Protection (OCP), in order to prevent overstress of the internal MOSFET: its current during the ON-time is monitored and, if it exceeds a determined value, the conduction is terminated immediately. The MOSFET will be turned on again in the subsequent switching cycle.

As previously mentioned, the internal powerMOSFET has a SenseFET structure: the source of a few cells are connected together and kept separate from the other source connections so as to realize a 1:100 current divider. The "sense" portion is connected to a ground referenced, sense resistor having a low thermal coefficient. The OCP comparator senses the voltage drop across the sense resistor and resets the PWM latch if the drop exceeds a threshold, thus turning off the MOSFET. In this way the overcurrent threshold is set at about 0.65 A (typical value).

At turn-on, there are large current spikes due to the discharge of parasitic capacitances and, in case of Continuos Conduction Mode operation, to secondary diode reverse recovery as well, which could falsely trigger the OCP comparator. To increase noise immunity the output of the OCP comparator is blanked for a short time (about 120 ns) just after the MOSFET is turned on, so that any disturbance within this time slot is rejected (Leading Edge Blanking).

Figure 31. OCP internal schematic



Thermal Shutdown

Overheating of the device due to an excessive power throughput or insufficient heatsinking is avoided by the Thermal Shutdown function. A thermal sensor monitors the junction temperature close to the power MOSFET and, when the temperature exceeds 150 °C (min.), sets an alarm signal that stops the operation of the device. This is a not-latched funtion and the power MOSFET is re-enabled as the temperature falls about 40 °C.

Obsolete Product(s) Obsolete

APPLICATION IDEAS

Figure 32. 15W Auxiliary SMPS for PC



Figure 33. 10W AC-DC Adapter



REFERENCES

[1] “Getting Familiar with the L6590 Family, High-voltage Fully Integrated Power Supply” (AN1261)
[2] “Offline Flyback Converters Design Methodology with the L6590 Family” (AN1262)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		3.32			0.131	
a1	0.51			0.020		
B	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0.260
I			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060

OUTLINE AND MECHANICAL DATA



Minidip



Obsolete Product(s) - Obsolete Product(s)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
® 2000 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com